

08/654615
PATENT

-12-

ABSTRACT

5 A structure and method are provided for reducing
DRAM cell area by eliminating the contact-to-gate
spacing requirement while increasing the capacitor
area by designing the capacitor to extend inside the
contact, without sacrificing the sidewall
capacitance. The new structure uses a self-aligned
contact where the contact can overlap the gate region
in the layout.